KASHII UPDATEZ Everyday Student Requirements & Python Coding Tutorials by Python Kashi
JD #3793
Applications open Full-Time Job

Silicon Engineer, Platform and Devices, University Graduate,

Google

  • Bengaluru, India
  • β‚Ή20 LPA – β‚Ή25 LPA per annum (approx.)
  • Internship
  • Posted Today
HR
Recruiter contact
Recruiter / hiring contact
No public email in this post. Use a source-linked contact instead.

About the role

Google is a global technology leader that builds products used by billions of people every day. Its Consumer Hardware Silicon division focuses on designing custom chips that power Google‑branded devices such as Pixel phones, Nest smart home products, and AI‑enabled wearables. The division combines cutting‑edge research in imaging, machine learning, video, and security with a culture of rapid prototyping and deep collaboration across software, hardware, and product teams.

Working at Google means access to world‑class mentors, a supportive learning environment, and the freedom to experiment on problems that shape the future of consumer technology.

The Silicon Engineer role is aimed at fresh graduates who are passionate about turning architectural ideas into silicon reality. As a member of the Platforms and Devices team, you will work alongside senior ASIC designers, verification engineers, and system architects to develop power‑efficient, high‑performance chips for next‑generation Google products. You will be exposed to end‑to‑end silicon development – from RTL coding to tape‑out – and will get hands‑on experience with industry‑standard EDA tools, silicon validation, and vendor collaboration.

Key responsibilities

  • Collaborate with SoC teams to define power and performance targets for upcoming chips.
  • Write and verify RTL in Verilog/SystemVerilog for CPU, image‑processing, and ML blocks.
  • Participate in design‑for‑test (DfT) planning and generate test vectors.
  • Run synthesis, place‑and‑route, and timing analysis using industry tools (e.g., Cadence, Synopsys).
  • Conduct post‑silicon validation, debug issues, and work with vendors to resolve manufacturing problems.
  • Develop Python or Tcl scripts to automate design flows and improve productivity.
  • Contribute to architectural trade‑off studies involving security, video, and computer‑vision accelerators.
  • Prepare documentation, design specifications, and present progress to cross‑functional stakeholders.
  • Stay updated with emerging silicon technologies and propose innovative solutions.
  • Support prototype bring‑up in the lab, including FPGA emulation and board bring‑up.

Tech stack: Verilog/SystemVerilog, VHDL, Python, Tcl, Cadence/Synopsys EDA suite, FPGA prototyping platforms, Linux, Git, and basic C/C++ for firmware.

Growth path: Successful engineers can progress to Senior Silicon Engineer, ASIC Design Lead, or move into specialized roles such as Physical Design Engineer, Verification Lead, or Hardware Architecture Manager. Google also offers rotational programs across hardware, software, and product teams, enabling a broad career trajectory.

Why join Google? You will work on products that reach millions, receive mentorship from industry pioneers, enjoy generous compensation and benefits, and be part of a culture that values curiosity, inclusion, and impact. The role offers a rare blend of cutting‑edge research and real‑world product delivery, making it an ideal launchpad for a hardware engineering career.

Eligibility & process

Who can apply

Bachelor's degree in Electrical Engineering, Electronics & Communication Engineering, Computer Engineering, or a related technical discipline. Minimum aggregate of 60% (or 6.5 CGPA on a 10‑point scale). Must be a 2026 graduate (or graduating in 2026). No active backlogs at the time of application. Internship or project experience in hardware design, ASIC/SoC, or related fields is strongly preferred.

Skills & stack

Verilog Systemverilog Rtl Coding ASIC Soc Design Digital Logic Design Power Optimization Performance Analysis

Selection process

  1. Round 1: Online assessment (coding/hardware fundamentals)
  2. Round 2: Technical phone screen (RTL coding, design concepts)
  3. Round 3: On‑site interview (4 rounds: design, verification, system design, behavioral)
  4. Round 4: HR discussion

Prep kit

20 resources
Study material 4
Company-specific guides 4
Likely coding questions 4
Round-wise strategy 4
Round 1: Online Assessment (OA) Aptitude, Quantitative Logic & 2 Coding Problems Focus on accuracy and speed. Practice arrays, strings, and standard arithmetic puzzles.
Round 2: Technical Interview 1 Core Tech Stack (Verilog, Systemverilog, Rtl Coding, ASIC, Soc Design, Digital Logic Design, Power Optimization, Performance Analysis) & Live Code Tracing Explain your thought process aloud. Analyze time & space complexities before coding.
Round 3: System Design & Problem Solving Database Schemas, APIs & Architecture Basics Clarify edge cases, diagram schemas cleanly, and discuss scalability trade-offs.
Round 4: HR & Cultural Fit Discussion Google Core Values, Learning Agility & Offer Terms Demonstrate passion, strong communication, and readiness for full-time collaboration.
Technical questions 5
Explain OOP (Object-Oriented Programming) principles with real-world examples in Verilog. Answer
Model answer: 1. Encapsulation (data hiding via private fields/getters). 2. Abstraction (hiding implementation complexity). 3. Inheritance (code reusability). 4. Polymorphism (method overriding/overloading).
What is the time and space complexity of QuickSort vs MergeSort? Answer
Model answer: QuickSort: Average O(N log N) time, O(log N) space. Worst O(N^2). MergeSort: Guaranteed O(N log N) time, but requires O(N) auxiliary space.
Explain the difference between SQL Indexing (B-Tree vs Hash) and when not to use an index. Answer
Model answer: Indexes speed up SELECT queries via B-Trees. However, they slow down INSERT, UPDATE, and DELETE operations because indexes must be updated on disk. Avoid on low-cardinality columns (e.g., boolean flags).
What happens under the hood when you enter a URL in a browser? Answer
Model answer: 1. DNS lookup (resolves IP). 2. TCP 3-way handshake (SYN, SYN-ACK, ACK). 3. TLS negotiation for HTTPS. 4. HTTP GET request sent. 5. Server responds with HTML/CSS/JS. 6. Browser renders DOM & CSSOM tree.
What is the difference between REST and GraphQL APIs? Answer
Model answer: REST uses multiple fixed endpoints with possible over/under-fetching. GraphQL uses a single endpoint allowing clients to query exact fields in a single request.
Behavioural & HR questions 3
Why do you want to join Google as a Silicon Engineer, Platform and Devices, University Graduate,?
Highlight Google's market reputation, recent tech innovations, and how your skills in Verilog directly solve their team's objectives.
Describe a challenging bug or academic project roadblock and how you resolved it.
Use the STAR method: Situation (project context), Task (what needed solving), Action (specific tools/logic applied), Result (quantifiable positive outcome).
How do you handle strict deadlines or sudden scope changes?
Explain your prioritization strategy, proactive communication with mentors/peers, and agile mindset.
Google β‚Ή20 LPA – β‚Ή25 LPA per annum (approx.)
Recruiter Resume Apply
Chat Chat with Kashii